

differential inputs as V_{out+} & V_{out-} and does not have any slew rate limitations. It is also useful in giving the output in proper shape.




Fig.2 The Output Buffer Circuit^[1]

Designing of the Comparator

The circuit diagram of Differential current sensing comparator along with the buffer stage is as shown in fig.2. The two outputs $Out+$ and $Out-$ of differential current sensing comparator are being converted into single output with the output buffer circuit so that various analysis can be carried out. Table I given below shows different widths of the transistor to be used according to the chosen technology. The length for the transistor is 0.1um for 90nm technology.

Table 1.
cmos transistor widths for 90nm technologies

Technology	Wp(um)	Wn(um)
90nm	0.12	0.12




Fig.4 Design of Comparator

Different Characteristics of the Comparator

A. Propagation Delay for the comparator

The propagation delay is the time required for the change in output with respect to the change in input. The speed of the comparator is decided by the propagation delay of the comparator. Speed and propagation delay are inversely proportional to each other. If the propagation delay is higher, speed of the comparator will be slower and vice-versa. The propagation delay has been found in fig.5 and fig.10 from the transient response of the comparator for two different technologies.

B. Input common mode range(ICMR) for the comparator

ICMR- Input common mode range is the range of the input common mode voltage for which the comparator functions properly. This input common mode range is the range where all the transistors of the comparator are in saturation. Fig.8 shows simulated waveforms for ICMR for both of the technologies.

C. Offset voltage of the comparator

The output changes as the input difference crosses zero. If the output did not change until the input difference reached a value $+V_{os}[4]$, then this difference would be defined as the offset voltage. Effect of offset can be reduced but cannot be avoided totally. The simulated waveforms for two different technologies measuring the offset voltage is as shown in fig.7.

Simulation Results

Table ii
voltage values for 90nm technology

Voltage Terminals	Technology
VDD	1v
VSS	-1v
Vin+	0.9v
Vin-	-0.9v
Vref+	0.45v
Vref-	-0.45v
clkb	-0.9v




Fig. 5 Transient response.




Fig. 6 Input as sine wave




Fig.7 Offset




Fig.8 ICMR

Table III
Simulated Results

Parameters	Result
Propagation Delay(ns)	0.68
Power Dissipation(mW)	6.12
ICMR(V)	-0.7 to 1.4
Offset(mV)	0.10

Conclusion

In present work, high performance comparator is designed and simulated in 90nm CMOS Technology. The circuits are simulated in SPICE with MOSIS Level-60 MOS model parameters. After simulation Propagation Delay is 0.68ns, Power Dissipation is 6.12mW, ICMR is between -0.7V to 1.4V, and offset value is 0.10mV.

References

- [1] Priyesh P. Gandhi, Dhanisha N. Kapadia, N. M. Devashrayee, "Design & Characterization of High Speed Power Efficient CMOS Comparator". Journal Impact Factor (2013) ,Volume 4, Issue 3, May – June, 2013.
- [2] Priyesh P. Gandhi, Dhanisha N. Kapadia, N. M. Devashrayee, "Design & Characterization of High Speed Power Efficient CMOS Comparator". Journal Impact Factor (2013) ,Volume 4, Issue 3, May – June, 2013.
- [3] Dhanisha N. Kapadia, Priyesh P. Gandhi "Design and Comparative Analysis of Differential Current Sensing Comparator in Deep Sub -Micron Region". Proceedings of 2013 IEEE Conference on Information and Communication Technologies (ICT 2013).
- [4] Ili Shairah Abdul Halim, Mem, Nurul Aisyah Nadiah Binti Zainal Abidin, A'zraa Afhzan Ab Rahim, "Low Power CMOS Charge Sharing Dynamic Latch

- Comparator using 0.18 μ m Technology”, IEEE-RSM 2011, Kota Kinabalu, Malaysia.
- [5] Kapadia Dhanisha, “Characterization and Comparative analysis of High Speed CMOS Voltage Comparator”, Gujarat Technological University, Department of electronics & Communication, May-2013.
- [6] HeungJun Jeon, Yong-Bin Kim, “A CMOS Low-Lower Low-Offset and High-Speed Fully Dynamic Latched Comparator”, 2010 IEEE.
- [7] Mayank Nema, Rachna Thakur, “Design of Low-Offset Voltage Dynamic Latched Comparator”, IOSR Journal of Engineering Apr. 2012, Vol. 2(4)